# INT201 High-side Driver IC Floating Inputs Floating High-side Drive

## **Product Highlights**

## **Floating Control Inputs**

- Connects directly to INT200 or INT202 HSD outputs
- No external level translators or transformers required

## Gate Drive Output for an External MOSFET

- Provides 300 mA sink/150 mA source current
- Can drive MOSFET gate at up to 15 V
- · Floating source for driving high-side N-channel MOSFET
- External MOSFET allows flexibility in design for various motor sizes

## **Built-in Protection Circuits**

- · Logic inputs include noise rejection circuitry
- · Undervoltage lockout






Figure 1. Typical Application.

## Description

The INT201 high-side driver IC provides gate drive for an external high-side MOSFET switch. When used in conjunction with the INT200 or INT202 low-side drivers, the INT201 provides a simple, cost-effective interface between low-voltage control logic and high-voltage loads.

Built-in noise rejection circuitry shared between the INT201 and the INT200 or INT202 provides reliable operation in the harshest industrial environments. The INT201 is powered from a ground-referenced low-voltage supply. A floating supply is derived from this rail by using a simple bootstrap technique to provide adequate gate drive for the external N-channel MOSFET.

Applications include motor drives, electronic ballasts, and uninterruptible power supplies. The INT201 can also be used to implement full-bridge and multi-phase configurations.

 $The \, INT 201\, is \, available\, in\, 8\text{-}pin\, plastic\, DIP\, and\, SOIC\, packages.$ 




Figure 2. Pin Configuration.

ORDERING INFORMATION				
PART NUMBER	PACKAGE OUTLINE	TEMP RANGE		
INT201PFI	P08A	-40 to 85°C		
INT201TFI	T08A	-40 to 85°C		

## **Pin Functional Description**

## Pin 1:

No connection.

## Pin 2:

No connection.

## Pin 3:

Level shift input **HSD 1** works in conjunction with HSD 2 to provide interface from the low side control logic and to give noise immunity.

#### Pin 4:

Level shift input **HSD 2** works in conjunction with HSD 1 to provide interface from the low side control logic and to give noise immunity.

## Pin 5:

**SOURCE** connection. Analog reference point for the circuit, normally connected to the source of the high side MOSFET.

#### Pin 6: HS OUT is the output

**HS OUT** is the output of the MOSFET driver for the high side.

#### Pin 7:

No connection.

## Pin 8:

 $V_{\text{DDH}}$  supplies power to the control logic and output driver.




Figure 3. Functional Block Diagram of the INT201.

## **INT201** Functional Description

#### **5 V Regulator**

The 5 V linear regulator circuit provides the supply voltage for the noise rejection circuitry and control logic. This allows the logic section and the driver circuitry to be directly compatible with 5 V CMOS logic without the need of an external 5 V supply.

#### **Undervoltage Lockout**

The undervoltage lockout circuit disables the HS OUT pin whenever the  $V_{\rm DDH}$ power supply falls below 9.0 V, and maintains this condition until the  $V_{\rm DDH}$ power supply rises above 9.35 V. This guarantees that the high side MOSFET will be off during power-up or fault conditions.

#### **Noise Immunization Circuit**

This circuit provides noise immunity by combining a sampling circuit with a flip-flop to turn on and off the driver only when required to and not when there is noise on the HSD inputs.

#### Driver

The CMOS driver circuit provides drive power to the gate of the MOSFET used on the high side of the half bridge circuit. The driver consists of a CMOS buffer capable of driving external transistors at up to 15 V. The SOURCE pin is connected to the source of the external MOSFET to establish a reference for the gate voltage.




Figure 4. Using the INT200 and INT201 in a 3-phase Configuration.

## **General Circuit Operation**

One phase of a three-phase brushless DC motor drive circuit is shown in Figure 4 to illustrate an application of the INT200/201. The LS IN signal directly controls MOSFET Q1. The HS IN signal causes the INT200 to command the INT201 to turn MOSFET Q2 on or off as required. The INT200 will ignore input signals that would command both Q1 and Q2 to conduct simultaneously, protecting against shorting the HV+ bus to HV-.

Local bypassing for the low-side driver is provided by C1. Bootstrap bias for the high-side driver is provided by D1 and C2. Slew rate and effects of parasitic oscillations in the load waveforms are controlled by resistors R1 and R2.

The inputs are designed to be compatible with 5 V CMOS logic levels and should not be connected to  $V_{DD}$ . Normal CMOS power supply sequencing should be observed. The order of signal application should be  $V_{DD}$ , logic signals, and then HV+.

The INT201 is latched on and off by the edges of the appropriate low-side logic signal ( $\overline{\text{HS IN}}$  for the INT200 and  $\overline{\text{HS IN}}$  for the INT202). The high-side driver will latch off and stay off if the bootstrap capacitor discharges below the

undervoltage lockout threshold. Undervoltage lockout-induced turn off can occur during conditions such as power ramp up, motor start, or low speed operation.




Figure 5. High-side On Time versus Bootstrap Capacitor.




Figure 6. Using the INT202 and INT201 to Drive a Switched Reluctance Motor.

## **General Circuit Operation (cont.)**

The bootstrap capacitor must be large enough to provide bias current over the entire on time interval of the high-side driver without significant voltage sag or decay. The MOSFET gate charge must also be supplied at the desired switching frequency. Figure 5 shows the maximum high-side on time versus gate charge of the external MOSFET. Applications with extremely long high-side on times require special techniques discussed in AN-10.

A three-phase switched reluctance motor example using the INT202/201 is given in Figure 6. The LS IN signal directly controls MOSFET Q1. Unlike the INT200, the INT202 allows both the low and high-side drivers to be on at the same time, as this is required in applications where the load is placed between the low and high-side output MOSFETs.

F 2/96

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

V <sub>DDH</sub> Voltage	
Logic Input Voltage	0.3 V to 5.5 V
HS OUT Voltage	
Storage Temperature	65 to 125°C
Ambient Temperature	40 to 85°C
Junction Temperature	150°C
Lead Temperature <sup>(2)</sup>	

Power Dissipation	
PF Suffix $(T_A = 25^{\circ}C)$	1.25 W
PF Suffix $(T_A^2 = 70^{\circ}C)$	800 mW
	1.04 W
Thermal Impedance $(\theta_{IA})$	
PF Suffix	100°C/W
TF Suffix	120°C/W

- 1. Unless noted, all voltages referenced to SOURCE,  $T_A = 25^{\circ}C$ 2. 1/16" from case for 5 seconds.

Parameter	Symbol	<b>Conditions</b> (Unless Otherwise Specified) $V_{DDH} = 15 \text{ V}, \text{ SOURCE} = 0 \text{ V}$ $T_{A} = -40 \text{ to } 85^{\circ}\text{C}$		Min	Тур	Max	Units
HSD INPUTS							
Input Current Threshold	I <sub>HSD1</sub> , I <sub>HSD2</sub>				-5	-2.5	mA
HS OUT							
Output Voltage, High	V <sub>OH</sub>	l <sub>o</sub> = -20 mA		V <sub>DDH</sub> -1.0	V <sub>DDH</sub> -0.5		V
Output Voltage, Low	V <sub>ol</sub>	l <sub>o</sub> = 40 mA			0.3	1.0	V
Output Short Circuit Current	I <sub>os</sub>	See Note 1	$V_0 = 0 V$ $V_0 = V_{DDH}$	300		-150	mA
Turn-on Delay Time	t <sub>d(on)</sub>	See Figure 7			1.0	1.5	μs
Rise Time	t <sub>r</sub>	See Figure 7			80	120	ns
Turn-off Delay Time	t <sub>d(off)</sub>	See Figure 7			420	600	ns
Fall Time	t <sub>r</sub>	See Figure 7			50	100	ns

Parameter	Symbol	Conditions (Unless Otherwise Specified) $V_{DDH}$ = 15 V, SOURCE = 0V $T_A$ = -40 to 85°C		Тур	Max	Units
SYSTEM RESPO	NSE					
Deadtime (Low Off to High On)	Dt <sub>P+</sub>	See Figure 8	0	450		ns
Deadtime (Low On to High Off)	Dt <sub>P-</sub>	See Figure 8	0	300		ns
Matching (Low On to High On)	Mt <sub>P+</sub>	See Figure 9		0.3	1.0	μs
Matching (Low Off to High Off)	Mt <sub>P-</sub>	See Figure 9		0.3	1.0	μs
Input UV Threshold Voltage	V <sub>ddh(UV)</sub>		8.5	9.0	10	V
Input UV Hysteresis			175	350		mV
SUPPLY						
Supply Current	I <sub>ddh</sub>			1.5	3.0	mA
Supply Voltage	V <sub>ddh</sub>		10		16	V

## NOTES:

1. Applying a short circuit to the HS OUT pin for more than 500  $\mu$ s will exceed the thermal rating of the package, resulting in destruction of the part.

F 2/96




Figure 7. Switching Time Test Circuit.




Figure 8. Dead Time Test Circuit.




Figure 9. Matching Test Circuit.

1.5 PI-1763-013196 Power Dissipation (W) PF Suffix 1.0 TF Suffix 0.5 0 0 25 50 75 100 125 150 Junction Temperature (°C)

F 2/96

**Plastic DIP-8** 

## **P08A**

Dim.	inches	mm
Α	.395 MAX	10.03 MAX
в	.090110	2.29-2.79
С	.015021	0.38-0.53
D	.040 TYP	1.02 TYP
Е	.015030	0.38-0.76
F	.125 MIN	3.18 MIN
G	.015 MIN	0.38 MIN
н	.125135	3.18-3.43
J	.300320	7.62-8.13
к	.245255	6.22-6.48
L	.009015	0.23-0.38



1. Package dimensions conform to JEDEC specification MS-001-AB for standard dual in-

line (DIP) package .300 inch row spacing (PLASTIC) 8 leads (issue B, 7/85). 2. Controlling dimensions: inches.

3. Dimensions are for the molded body and do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .010

inch (.25 mm) on any side. 4. These dimensions measured with the leads constrained to be perpendicular to package

bottom. 5. Pin 1 orientation identified by end notch or

dot adjacent to Pin 1.

## **T08A**

DIM	inches	mm
А	0.189-0.197	4.80-5.00
В	0.050 TYP	1.27 TYP
С	0.014-0.019	0.35-0.49
D	0.012 TYP	0.31 TYP
Е	0.053-0.069	1.35-1.75
F	0.004-0.010	0.10-0.25
G	0.228-0.244	5.80-6.20
н	0.007-0.010	0.19-0.25
J	0.021-0.045	0.51-1.14
К	0.150-0.157	3.80-4.00


Notes: 1. Package dimensions conform to JEDEC Package uninfisions contorn of SEDEC specification MS-012-AA for standard small outline (SO) package, 8 leads, 3.75 mm (.150 inch) body width (issue A, June 1985).
 Controlling dimensions are in mm.

3. Dimensions are for the molded body and do not include mold flash or

protrusions. Mold flash or protrusions shall not exceed .15 mm (.006 inch) on any


side.

4. Pin 1 side identified edge by chamfer on top of the package body or indent on Pin 1 end.



PI-1845-050196

F 2/96



Notes

Notes

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein, nor does it convey any license under its patent rights or the rights of others.

PI Logo and **TOPSwitch** are registered trademarks of Power Integrations, Inc. ©Copyright 1994, Power Integrations, Inc. 477 N. Mathilda Avenue, Sunnyvale, CA 94086

#### WORLD HEADQUARTERS

Power Integrations, Inc. 477 N. Mathilda Avenue Sunnyvale, CA 94086 USA Main: 408•523•9200 Customer Service: Phone: 408•523•9265 Fax: 408•523•9365

#### JAPAN

Power Integrations, K.K. Keihin-Tatemono 1st Bldg. 12-20 Shin-Yokohoma 2-Chome, Kohoku-ku Yokohama-shi, Kanagawa 222 Japan Phone: 81•(0)•45•471•1021 Fax: 81•(0)•45•471•3717

## AMERICAS

For Your Nearest Sales/Rep Office Please Contact Customer Service Phone: 408•523•9265 Fax: 408•523•9365

#### ASIA & OCEANIA

For Your Nearest Sales/Rep Office Please Contact Customer Service Phone: 408•523•9265 Fax: 408•523•9365

#### **EUROPE & AFRICA**

Power Integrations (Europe) Ltd. Mountbatten House Fairacres Windsor SL4 4LE United Kingdom Phone: 44•(0)•1753•622•208 Fax: 44•(0)•1753•622•209

#### **APPLICATIONS HOTLINE**

World Wide 408•523•9260

#### APPLICATIONS FAX

 Americas
 408•523•9361

 Europe/Africa
 44•(0)•1753•622•209

 Japan
 81•(0)•45•471•3717

 Asia/Oceania
 408•523•9364